Introduction
Single walled carbon nanotubes (SWCNTs) are a promising material for use in thin-film electronics applications, such as FET, logic and memory device on a variety of substrates [1] [2] [3] [4] [5] [6] [7] . They possess relatively high carrier mobility and on/off current ratios [8] [9] [10] [11] . In recent work, we have shown that inkjet printed short channel length SWCNT FETs, where the average nanotube length (∼1.4 microns) is greater than the source/drain (S/D) spacing, exhibit high hole mobilities in excess of 100 cm 2 V −1 s −1 [12] . The SWCNTs were deposited by inkjet printing, which is a highthroughput and cost-effective method for fabricating FETs and circuits. Such devices are promising for high-speed switching applications in printed electronics, which has been limited to date. In this letter, we describe the fabrication and characteristics of high-performance ambipolar transistors with inkjet printed SWCNT active layers in a top-gate/ bottom-contact device configuration. To make the devices, SWCNTs were inkjet printed onto recessed S/ D electrodes to achieve nominally flat SWCNTs in the channel and the Al 2 O 3 top gate insulator was deposited by atomic layer deposition (ALD). These devices have channel lengths in the range 150-200 nm, well below the average nanotube length. We then describe and discuss the effects of mechanical nanotube distortion on the electrical properties of these SWCNT FETs. We also study the effects of incorporating a thin fluoropolymer layer, poly(vinylidene fluoride-trifluoroethylene) (PVDF-TrFE), at the interface between the Al 2 O 3 and the SWCNT. We demonstrate that bent nanotubes possess degraded electron transport, in accordance with recent reports [13, 14] . Like distortion, incorporation of PVDF-TrFE has a similar effect in transforming ambipolar devices into dominantly p-channel type, although by a different mechanism.
Methods

Device fabrication
Heavily doped Si substrates with thermally grown SiO 2 (270 nm thickness) were cleaned by sonication with acetone, 2-propanol, and DI water. Global alignment marks for electron-beam lithography (EBL, Raith Nanofabrication) consisting of a Cr/Pt (5 nm/ 35 nm) double layer were patterned by conventional photolithography and lift-off process. S/D regions with a channel length of 150-200 nm were patterned into poly(methyl methacrylate) (950PMMA A4, Microchem Corp.) using EBL. Trench patterns for the recessed S/D electrodes were dry etched by CHF 3 plasma at 100 W for 30 s. Electron-beam evaporation was then used to sequentially deposit titanium and palladium to fill the trench forming S/D electrodes, followed by lift-off in acetone at 60°C. SWCNTs dispersed in 1-cyclohexyl-2-pyrrolidone (CHP) were deposited onto the recessed S/D electrodes using Fujifilm Dimatix DMP-2831 in air. 30 
Electrical characterization of devices
The electrical characteristics of SWCNT FETs were measured using a HP4155C semiconductor parameter analyzer under ambient conditions and in a vacuum environment (1×10 −3 Torr).
Results and discussion
Conventional short channel inkjet printed SWCNT FETs
An illustrative fabrication process and electrical characteristics of conventional inkjet printed short channel SWCNT FETs with top-gate/bottom-contact structure are shown in figure 1 . As shown in figure 1 (a), a single 10 pl drop of semiconducting SWCNT ink (>98% semiconducting SWCNTs sorted by density gradient ultracentrifugation [15, 16] ) was printed onto the prepatterned S/D area followed by top gate dielectric and top-gate electrode deposition processes. Experimental details and device dimensions for our conventional top-gate/bottom-contact devices can be found in [12] . The bottom-contact structure is advantageous to inkjet printing and also avoids potential SWCNT damage during the electron beam lithography (EBL) process. As shown in figures 1(b) and (c), the bottom-contact device primarily exhibits p-type dominant characteristics with top-gate operation. The black square symbols in figure 1(b) show the transfer characteristics measured using bottom Si substrate as a global gate before depositing top dielectric and top gate electrode. The poor gate modulation and drain current may be caused by suspension or bending of SWCNTs between S/D electrodes in the channel. In figure 1(d) , scanning electron microscope (SEM) image of SWCNTs printed on the prepatterned S/D electrodes shows the bending of SWCNTs due to the surface relief of the S/D electrodes. Such bending could shift the Fermi level of SWCNTs toward valance band [14] , resulting in weak ambipolar but with p-type dominant characteristics as shown in figure 1(c) . Recent studies have shown that adequate top dielectric capping such as Al 2 O 3 on SWCNTs leads to the observation of intrinsic ambipolar characteristics of SWCNT FETs by preventing the absorption of oxygen and water molecules [17] [18] [19] [20] [21] . However, our short channel top-gate devices exhibit only slight ambipolarity with hole dominant transport even with a 30 nm thick Al 2 O 3 top dielectric on the SWCNTs, which may be attributed to the bending of SWCNTs. In order to investigate the effect of bending of SWCNT, we fabricated top-gate/bottom-contact device with recessed S/D electrodes to minimize the bending of SWCNTs due to contact relief.
Short channel inkjet printed SWCNT FETs with recessed S/D structure
The device with recessed S/D electrodes was fabricated on a 270 nm thick SiO 2 layer thermally grown on a heavily doped Si substrate. S/D electrodes with rectangular perimeters for inkjet printing were patterned on PMMA by EBL process followed by a dry etching step with CHF 3 plasma to form a 15 nm deep trench for the recessing of S/D electrodes. A bilayer of Ti/Pd (3 nm/13 nm) was deposited into the trench, followed by a lift-off process. A comparison of the device configurations and surface profiles between raised S/D electrodes and recessed S/D electrodes are shown in figure 2 .
As shown in atomic force microscope (AFM) images in figure 2 gate/bottom-contact device structure are shown in figure 3 . By employing recessed S/D electrodes, the degree of SWCNT bending was minimized resulting in balanced ambipolar characteristics, as shown in figure 3(a) . A SWCNT FET with 10 SWCNTs as the active channel material (L ch =200 nm) shows I on /I off of ∼10 3 (8. 
Characteristics of bent SWCNT transistors
There have been a few reports about the effect of bending on transport in SWCNTs [13, 22] . Setiadi et al reported improved hole mobilities and reduced electron mobilities in devices with channel lengths in the range of less than 1-10 μm [13] . Postma et al reported electron tunneling between the ends of highly bent SWCNTs [22] . In our devices, the SWCNTs are bent in non-recessed devices near the source and drain electrodes. This results in an enhancement in p-type response due to the Fermi level moving closer to the valence band edge due to the bending. This results in a greater tunnel barrier for electrons (for moving between the two segments separated by the bend) and a consequent suppression of electron currents, which is readily evident from our data. This is not a small effect and electron currents can be suppressed by more than an order of magnitude. Thus, in order to have balanced electron and hole injection (with roughly equal mobilities), it is important to minimize the surface relief that the nanotubes encounter near the electrodes.
Inkjet printed PVDF-TrFE as an interfacial layer
Deposition of poly(vinylidene fluoride-trifluoethylene)(PVDF-TrFE) on networked SWCNTs can enhance the p-channel behavior of SWCNT device performance, as reported in our previous work [23] . We present here results of such treatment in FETs with channel lengths less than the average tube length. In the top-gate/bottom-contact device structure with recessed S/D electrodes, a single droplet (10 pl) of PVDF-TrFE was inkjet printed on SWCNTs prior to the top dielectric deposition process. This simple inkjet printing of PVDF-TrFE can selectively convert the polarity of the device to p-type as shown in figure 5 . A thin PVDF-TrFE (<5 nm) layer inkjet printed onto SWCNTs on flat S/D electrodes enhances the hole transport and suppresses electron transport and reduces the effect of Al 2 O 3 capping, resulting in p-type doping (see figure 5(a) ). Figure 5 (b) shows statistical data of 3 types of device structures (10 devices for each structure): conventional top-gate/bottom-contact structure, recessed S/D electrode devices, and PVDFTrFE on recessed S/D electrode devices investigated in this work. ON-current values of the p-branch and n-branch were extracted from 30 devices and bias conditions were at V GS =−3 V, V GS =3 V, respectively.
The data clearly show that the inclusion of the interfacial PVFF-TrFE layer prior to ALD leads to enhanced hole concentrations and a shifted threshold voltage that favors p-channel operation. Additionally, in some of the devices, the n-channel mobility was reduced. Thus, deposition of a thin interfacial PVDFTrFE layer between the SWCNTs and the Al 2 O 3 gate insulator is a reproducible way to suppress ambipolar behavior, resulting in dominantly p-channel devices.
This will be beneficial in the construction of logic circuits where the use of only ambipolar components leads to higher power dissipation [9, 24] . As recently shown, logic circuits with p-channel along with ambipolar components possess higher performance than circuits with p-channel only devices in terms of power dissipation and noise margin [25] .
Conclusion
In conclusion, we have demonstrated short channel ambipolar FETs with inkjet printed semiconducting SWCNTs by employing a recessed S/D electrode structure in the top-gate/bottom-contact device configuration. Loss of ambipolar behavior, resulting in dominantly p-channel behavior, can be reproducibly achieved through two mechanisms: (i) mechanical distortion of the nanotubes by surface relief at the edge of raised source and drain contacts and (ii) inclusion of a very thin interfacial layer of printed PVDF-TrFE between the SWCNT layer and the Al 2 O 3 top gate insulator. The use of PVDF-TrFE enables the realization of p-channel SWCNT FET devices, which are required for an array of circuit design applications. 1-0690. A Dodabalapur acknowledges NSF ECCS Division Grant ECCS-1407932. M L Geier acknowledges a National Science Foundation Graduate Research Fellowship.
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